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Numerical Simulation of Single-Electron Tunneling in Random
Arrays of Small Tunnel Junctions Formed by Percolation of
Conductive Nanoparticles
Yoshinao MIZUGAKI†a), Member, Hiroshi SHIMADA†, Ayumi HIRANO-IWATA††, Nonmembers,
and Fumihiko HIROSE†††, Member
SUMMARY We numerically simulated electrical properties, i.e., the
resistance and Coulomb blockade threshold, of randomly-placed conduc-
tive nanoparticles. In simulation, tunnel junctions were assumed to be
formed between neighboring particle-particle and particle-electrode con-
nections. On a plane of triangle 100 × 100 grids, three electrodes, the
drain, source, and gate, were defined. After random placements of conduc-
tive particles, the connection between the drain and source electrodes were
evaluated with keeping the gate electrode disconnected. The resistance was
obtained by use of a SPICE-like simulator, whereas the Coulomb blockade
threshold was determined from the current–voltage characteristics simu-
lated using a Monte-Carlo simulator. Strong linear correlation between the
resistance and threshold voltage was confirmed, which agreed with results
for uniform one-dimensional arrays.
key words: single-electron eﬀects, percolation, circuit simulation, Monte-
Carlo simulation
1. Introduction
Single-electron (SE) devices commonly comprise arrays of
small tunnel junctions [1]. The shortest array is a two-
junction SE transistor [2], whereas Coulomb blockade ther-
mometers are composed of long one- or two-dimensional
junction arrays [3]. Long arrays have been so far realized us-
ing tri-layer Al tunnel junctions [4], granular films [5], con-
ductive nanoparticles (NPs) [6], etc.
Recently, we have worked on random arrays of gold
NPs, which are fabricated using dispersion of colloidal
gold solution over separate electrodes [7]. Not only the
Coulomb blockade but also gate responses have been con-
firmed [8], [9]. In this fabrication method, not precise po-
sitioning but percolation of gold NPs is employed. On
the other hand, there are several important parameters that
should be carefully chosen in experiments, such as diam-
eters and densities of gold NPs, layouts of electrodes, etc.
Since experiments involve a good deal of cost, numerical
simulation is expected to provide useful guidelines for ex-
perimental conditions.
Manuscript received April 24, 2018.
Manuscript revised June 22, 2018.
†The authors are with the University of Electro-
Communications, Chofu-shi, 182–8585 Japan.
††The author is with Tohoku Univeristy, Sendai-shi, 980–8577
Japan.
†††The author is with Yamagata University, Yonezawa-shi, 992–
8510 Japan.
a) E-mail: y.mizugaki@uec.ac.jp
DOI: 10.1587/transele.E101.C.836
We therefor built out a simulation environment for
our experiments of SE tunneling in random junction arrays
formed by percolation of conductive NPs. In this brief pa-
per, we describe the simulation procedure and examples
of simulation results including random paths between two
electrodes through conductive NPs and their current–voltage
characteristics. Besides, correlations between electric resis-
tances and Coulomb blockade voltages are demonstrated.
2. Simulation Methods
Figure 1 shows a flow-chart and a schematic illustration of
triangle grids used in simulation. Three electrodes, the drain
(D), source (S), and gate (G), are placed in the grid plane.
Our target situation is that the only two electrodes D and
S are connected by percolation of conductive NPs randomly
placed on grids. The G electrode should be separated from D
and S so that G is capacitively coupled to percolation paths.
In this work, the dimensions of the grid plane, L, W, GW,
and GD were fixed to 100×100, 10, 24, and 16, respectively,
where the definitions of L, W, GW, and GD are presented in
Fig. 1 (b). The grid interval was assumed to be uniform and
equal to the diameter of an NP.
Simplified illustrations of the simulation sequences are
also shown in Fig. 2.
After the definition of electrodes, conductive NPs were
placed on grids with the occupation probability Poccp.
Next, if the target situation described above was con-
firmed, percolation paths between D and S were converted
into networks of resistors as shown in Fig. 2 (b). All resis-
tors were assumed to have the identical resistance value of
RJ. The resistance Rtotal between D and S was then simulated
through the use of a SPICE-based circuit simulator [10].
(More precisely, the voltage between D and S was calculated
for the constant DC current input.) If the netlist contained
resistors that connected to the network with a single node,
the simulator reported errors in the netlist. In such cases,
unnecessary resistors were eliminated from the netlist, and
then, the revised netlist was simulated. (Revisions of the
netlist were repeated until the simulator succeeded calcu-
lation with no errors.) Here, Rtotal obtained by use of the
circuit simulator corresponds to a resistance value for VDS
much higher than the Coulomb blockade threshold.
Finally, networks of resistors were converted into those
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Fig. 1 (a) Simulation flow-chart. (b) Schematic illustration of triangle
grids with three electrodes. Definitions of the electrode widths and gaps
are also presented. Conductive NPs are assumed to be placed on grids with
occupation probability Poccp. Tunnel junctions are assumed to be formed
between neighboring NP-NP and NP-electrode connections.
of small tunnel junctions as shown in Fig. 2 (c). All tunnel
junctions were assumed to have the identical junction resis-
tance CJ and junction resistance RJ. Their ID–VDS charac-
teristics for symmetrical voltage bias were calculated using
a Monte-Carlo simulator [11]. The threshold voltage Vth of
the Coulomb blockade was extracted from the ID–VDS char-
acteristics.
3. Results and Discussion
An example of random NP placements for Poccp of 0.30 are
presented in Fig. 3 (a). This NP placement realizes our target
situation, although it is diﬃcult to determine it by eye from
this figure. Percolative paths from/to D and S electrodes are
extracted as shown in Fig. 3 (b). The circuit simulator pro-
vided Rtotal of 10.7RJ after conversion to resistor networks.
Next, ID–VDS characteristics were obtained by Monte-Carlo
Fig. 2 (a) Schematic illustration of randomly-placed conductive NPs on
the triangle grids. Rich-yellow and straw circles represent connected and
unconnected NPs to D or S electrodes, respectively. Double contour NPs
are used to simulate electrical properties. (b) Networks of resistors repre-
senting conductive paths through NPs. Each resistance is RJ. (c) Conver-
sion into networks of small tunnel junctions. Each junction has the junction
capacitance CJ and resistance RJ.
simulation as shown in Fig. 3 (c), where the absolute zero
temperature was assumed. Vth was determined as 4.89e/CJ.
By using this simulation environment, we executed 200
simulations for each Poccp of 0.25, 0.30, 0.35, 0.40, 0.45,
and 0.50 to obtain some statistical results. The yields for
our target situation were 0.01, 0.03, 0.10, 0.30, 0.27, and
0.02, respectively. (Since the G electrode should not be con-
nected, Poccp values larger than 0.50 were unsuitable for this
electrode layout.)
Among 1,200 executions of simulation, 146 place-
ments satisfied our target situation. We extracted Rtotal and
Vth values from the successful 146 placements, and plotted
them on the Rtotal–Vth plane as shown in Fig. 4.
It is found that there are two types of correlation be-
tween Rtotal and Vth.
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Fig. 3 Example of simulation results. (a) Particle placement on grids
with Poccp of 0.30. (b) Extraction of percolative paths connected to D
and/or S electrodes. (c) Numerical ID–VDS characteristics at the absolute
zero temperature. Rtotal and Vth are 10.7 RJ and 4.82 e/CJ, respectively.
Fig. 4 Correlation between Rtotal and Vth. Percolative conduction paths
for Rtotal of 23.7RJ and Vth of 11.5e/CJ are also presented as an example of
long paths.
The first one is the linear relationship expanding from
(Rtotal, Vth) of (3.6RJ, 1.3e/CJ) to (26RJ, 13e/CJ). This is
interpreted as a sign that simple one-dimensional (1D) ar-
rays are dominant for their electric properties. For a uni-
form 1D array of small tunnel junctions, the relationship be-
tween Vth and the number of islands Nisld is expressed as
Vth = eNisld/(2CJ) [12], whereas that between Rtotal and Nisld
is Rtotal = (Nisld + 1)RJ. We thus obtain the relationship be-
tween Vth and Rtotal as
Vth/(e/CJ) = (Rtotal/RJ − 1)/2, (1)
which is also plotted in Fig. 4 as a dotted line. It is clearly
demonstrated that the linear correlation agrees with the re-
sults of uniform 1D arrays.
In more detail, an example of NP placements for Poccp
of 0.45 is also shown in Fig. 4. A long path can be found
between D and S electrodes. It should be noted that one of
the end points of the path is not on the facing edge of the
electrodes but the side edge. Such situation was diﬀerent
from the traditional studies on conductive percolation. All
results for Poccp ≤ 0.35 exhibited this correlation, whereas
no results for Poccp of 0.50 did.
The second correlation is rather weak, found at 1.7RJ ≤
Rtotal ≤ 6.3RJ and 1.8e/CJ ≤ Vth ≤ 4.9e/CJ. Besides all
results for Poccp of 0.50, some of the results for Poccp of 0.40
and 0.45 were categorized into this correlation. Paths were
found to be rather complicated (not shown here). The origin
of this correlation would be attributed to the reduction of
resistance due to non-negligible parallel paths.
As we demonstrated, this simulation environment is ef-
fective to simulate electric characteristics of our experimen-
tal samples, that is, percolative current transports in random
arrays of gold NPs. It should be noted, however, that the
capacitive coupling between G and NPs were not explicitly
implemented in this environment. Because straightforward
calculation of capacitances among many electrodes is a dif-
ficult challenge, it would be necessary to find a simple and
eﬃcient calculation model.
4. Conclusion
We built out a simulation environment and demonstrated nu-
merical properties of random arrays of small tunnel junc-
tions. The calculation model simulated our recent experi-
ments on SE devices fabricated using dispersion of gold NPs
over separated electrodes. Percolative connection among
three electrodes was checked for several Poccp values. For
placements realizing the target situation, electric properties
of Rtotal and Vth were respectively determined by use of the
SPICE-like simulator and Monte-Carlo simulator. Statis-
tical results were also obtained by simulating 1,200 situa-
tions, among which 146 satisfied our target situation (S and
D were connected, while G was disconnected.) Strong lin-
ear correlation between Rtotal and Vth was confirmed, which
agreed with the relationship in uniform 1D arrays.
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